

United States Patent and Trademark Office

M

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/707,867	01/20/2004	YAO-CHI WANG	11870-US-PA	1866
31561 75	90 11/04/2005		EXAMINER	
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE			NGUYEN, LINH V	
7 FLOOR-1, NO. 100 ROOSEVELT ROAD, SECTION 2 TAIPEI, 100		ART UNIT	PAPER NUMBER	
			2819	
TAIWAN			DATE MAILED: 11/04/2005	5

Please find below and/or attached an Office communication concerning this application or proceeding.

				<u> </u>
		Application No.	Applicant(s)	
		10/707,867	WANG, YAO-CHI	
	Office Action Summary	Examiner	Art Unit	
		Linh V. Nguyen	2819	
Period fo	The MAILING DATE of this communication app r Reply	ears on the cover sheet with the	correspondence address	
WHIC - Exter after - If NO - Failui Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DAISIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory period we to reply within the set or extended period for reply will, by statute, eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tire will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	nely filed the mailing date of this communication. (D) (35 U.S.C. § 133).	
Status				
2a) <u>□</u> 3) <u>□</u>	Responsive to communication(s) filed on <u>02 Secondary</u> This action is FINAL . 2b) ☑ This Since this application is in condition for alloware closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro-		
Dispositi	on of Claims			
5)□ 6)⊠ 7)□	Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.		
Applicati	on Papers			
10)	The specification is objected to by the Examiner The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the or Replacement drawing sheet(s) including the correction The oath or declaration is objected to by the Examiner	epted or b) objected to by the drawing(s) be held in abeyance. Second is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d)	•
Priority u	nder 35 U.S.C. § 119			
. a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau ee the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment	• •	., -		
2)	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) eation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	·	

Art Unit: 2819

DETAILED ACTION

1. This office action is in response to communication filed on 9/02/05.

Response to Brief

2. Applicant's argument "storing a portion of charges of the input signal" of the claimed invention have been considered and overcome Kusumoto and Zhou. The Final rejection from previous office action is withdrawn, and new ground of rejection is applying to this office action.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1 4, 7 9, 10 13, and 16 20 are rejected under 35
 U.S.C. 102(b) as being anticipated by Aram et al. U.S. Patent No. 6,400,241.

Regarding claim 1, Fig. Fig. 4A – 4C discloses a threshold voltage control circuit, comprising: a first capacitor (CP2), having a first terminal and a second terminal (top and bottom terminals of capacitor CP2), wherein said first terminal (bottom terminal of capacitor CP2) is coupled to a first voltage level (Ground); a clock generator (Fig. 3[20]; also see Fig. 5) for generating a plurality of clock signals (Φ1, Φ2, ΦA, ΦB) and a switching capacitor network (CP1), coupled to

Art Unit: 2819

said second terminal of said first capacitor (Top terminal of capacitor CP2), wherein the switching capacitor network (CP1) receives an analog signal (Vrefp) and said clock signals (Φ1, Φ2, ΦΑ, ΦΒ), stores a portion of charges of said analog signal (See VCP1 and ΦΑ of Fig. 5), and outputs said portion of charges according to said clock signals (ΦΑ), and generates a threshold voltage associated with said first capacitor (Col. 5 lines 9 - 29).

Regarding claim 2, wherein said switching capacitor network comprises a plurality of sensor control switches (switches at Φ 1, Φ 2, Φ A, Φ B), wherein one of controlled by said clock said sensor control switches is signals for turning on/off (Fig. 4A – 4C), said sensor control switches (Φ1, Φ2, ΦA, ΦB) are seriesconnected to for a series structure (Fig. 4A – 4C) having a first terminal and a second terminal (left and right terminals of switches), said first terminal of said series structure receiving said analog signal (Vrefp) and said second terminal of series structure being coupled to said second terminal of said first capacitor (top terminal of CP2) to output said threshold voltage (Vo), and at least a second capacitor (CP1), having a first terminal (top terminal of CP1) and a second terminal (bottom terminal of CP1), wherein said first terminal of said second capacitor (top terminal of CP1) is coupled to a node connected to two adjacent sensor control switches (node between ΦA and ΦB) in said series structure, said second terminal of said second capacitor is coupled to a second voltage level (Ground Level).

Regarding claim 3, wherein said of clock signals (**Φ1**, **Φ2**) have a same frequency with different phases respectively (Fig. 5).

Art Unit: 2819

Regarding claim 4, wherein said pluralities of clock signals do not overlap (Φ1 does not overlap Φ2; and ΦA does not overlap ΦΒ).

Regarding claim 7, wherein said circuit applies to a frequency-shift keying communication system (this claim is intend of use only, since it has been held that a recitation with respect to the manner in which claim apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claim structural limitations. *Ex parte Masham*, 2 USPQ2d 1647 (1987)).

Regarding claim 8, wherein said circuit applies to an amplitude-shift keying communication system (this claim is intend of use only, since it has been held that a recitation with respect to the manner in which claim apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claim structural limitations. *Ex parte Masham*, 2 USPQ2d 1647 (1987)).

Regarding claim 9, wherein said circuit applies to an on/off keying communication system (this claim is intend of use only, since it has been held that a recitation with respect to the manner in which claim apparatus is intended to be employed does not differentiate the claimed apparatus from a prior art apparatus satisfying the claim structural limitations. *Ex parte Masham*, 2 USPQ2d 1647 (1987)).

Regarding claim 10, Fig. 3 of Aram et al. discloses an analog-to-digital converter (10), comprising: a first capacitor (Fig. 4A is a detailed circuit of 101 in Fig. 3), Fig. 4A – 4C having a first terminal and a second terminal (top and

Page 5

Art Unit: 2819

bottom terminals of capacitor CP2), wherein said first terminal (bottom terminal of capacitor CP2) is coupled to a first voltage level (Ground); a clock generator (Fig. 3[20]; also see Fig. 5) for generating a plurality of clock signals (Φ1, Φ2, ΦΑ, ΦΒ) and a switching capacitor network (CP1), coupled to said second terminal of said first capacitor (Top terminal of capacitor CP2), wherein the switching capacitor network (CP1) receives an analog signal (Vref through 134, 132, Φ1, Φ2, ΦA) and said clock signals (ΦΑ, Φ2) stores a portion of charges of said analog signal (Vrefp feedback is a portion of analog signal Vref), and outputs said portion of charges according to said clock signals (See VCP1 and ΦA of Fig. 5), and generates a threshold voltage (Vo) associated with said first capacitor (Col. 5 lines 9 - 29); and a comparator (134), for comparing (134) said threshold voltage (Vo) with analog signal (Vref) and outputting a digital signal (16).

Regarding claims 11 - 13, and 16 - 18, the claims incorporated the same subject matter as of claims 2 - 4 and 7 - 9 respectively, and rejected along the same rationale.

Regarding claim 19, Fig. 4A – 4C of Aram et al. discloses a method for converter an analog signal to a digital signal (Col. 2 lines 30 - 32), comprising: providing a first capacitor (CP2) and a plurality of clock signals (Φ1, Φ2, ΦΑ, ΦΒ); storing (CP1) a portion of charges of an analog signal (Vref) according to said clock signals (Φ1, Φ2, ΦΑ, ΦΒ), generating a threshold voltage (Vo) according to said clock signals (Col. 8 lines 13 - 21) based on said portion of charges associated with said first capacitor (VCP2); and comparing (134) said

Art Unit: 2819

threshold voltage with said analog signal (Vref) in order to output a digital signal (16).

Regarding claim 20, Fig. 5 of Aram et al. further discloses wherein said clock signals comprises a first clock signal (Φ_A) and a second clock signal (Φ_B) said first and second clock signals have a same frequency but not overlapping, and said step of generating said threshold voltage further comprising: providing a second capacitor (CP1), conducting said analog signal (Vrefp) to said second capacitor (CP1) according to said first clock signal (Φ_A) to store said portion of charges (Col.5 lines 18 – 29) of said analog signal in said second capacitor (CP2), and conducting said first capacitor (CP2) and said second capacitor (CP1) in response to said second clock signal (Φ_B) in order to generate said threshold voltage (Vo) based on said portion of charges (VCP1) of said analog signal (Vrefp) associated with said first capacitor (CP2).

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 5, 6, 14 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aram et al. as applied to claim as applied to claim 4 above, and further in view of Hua U.S. Patent No. 6,864,919.

Art Unit: 2819

Regarding claim 5, Fig. 24 of Aram et al. as applied to claim 4 above, does not explicitly discloses wherein the plurality of sensor control switches (Switches at Φ1, Φ2, ΦΑ, ΦΒ) are MOSFETS.

Fig. 1 of Hua teaches an analog to digital converter having sensor control switches (102, 106) are MOSFETS for charge couple device capacitors.

Aram et al. and Hua are common subject matter for sensor switches for analog-to-digital. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the MOSFET switches taught by Hua et al. into the switches of Aram et al. because CMOS is a less expensive technology employing fewer mask layers and is more mature fabrication technology with greater commercial volume (Hua; Col. 1 lines 48 – 52).

Regarding claim 6, modified Aram et al. as applied to claim 5 above, further discloses wherein said first voltage level and said second voltage level are DC voltage levels (Ground).

Regarding claim 14 and 15, the claims incorporated the same subject matter as of claims 5 and 6 respectively above, and rejected along the same rationale.

Cited Reference

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The cited references relate to switches capacitor for Analog to Digital converter.

Art Unit: 2819

Contact Information

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh Van Nguyen whose telephone number is (571) 272-1810. The examiner can normally be reached from 8:30 – 5:00 Monday-Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Robert Pascal can be reached at (571) 272-1769. The fax phone numbers for the organization where this application or proceeding is assigned are (571-273-8300) for regular communications and (571-273-8300) for After Final communications.

10/28/05

Linh Van Nguyen

Art Unit 2819